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Abstract
Adaptive control is a control method that has an adaptation mechanism that reacts to
model uncertainties. The control method is used to realized synchronization of a new
chaotic system in a unidirectional master-slave topology. The master chaotic system and
the slave system are adopted as transmitter and receiver, respectively for the purpose of
secure communications. Both analog and digital designs are realized. The digital system is
a cycle and bit accurate design having a system rate of 450MHz. The design is targeted
at an Artix-7 Nexys 4 FPGA. The transmitters are accordingly modulated by analog
signals and fixed-point signals of different resolutions, sampling and frequencies. Although
the adaptive controller tends to react on introduction of a modulating signal, we show
that with a special detection mechanism or filtering including exponential smoothing,
the choice of which depends on the nature of the modulating signal, it is possible to
recover the modulating signal at the receiver. Moreover, chaos-based spectrum-spectrum
communication systems are realized based on adaptive synchronization of the new chaotic
system. Furthermore, in order to ascertain the robustness of the adaptive controller, the
modulated signal is transmitted via an awgn channel and the probability of error and
bit-error-rate (BER) computed by sweeping across sets of SNR and noise power values in
a Monte Carlo simulation. It turns out that the probabilities of error or error rates are
reasonably low for effective communication through mediums with certain noise conditions.
Hence, the adaptive controlled communication system can be robust.
Index terms — Chaotic system; secure communications; adaptive control; ana-
log and digital signals
I. INTRODUCTION
The communication system realized in Part A
is based on floating-point arithmetic. While
that approach can accurately represent real-
world values and prevents overflows, its im-
plementation utilizes more resources such as
high-power, memory and cost. Besides, it can
be deemed out of touch with contemporary
communication systems. To eschew this sit-
uation, a trade-off can be made by realizing a
fixed-point design. In order to demonstrate
the applicability of the new chaotic system
in digital communication, we realize a cycle
and bit accurate design using the Vivado Sys-
tem Generator (VSG). The digital chaotic sig-
nals will be modulated by binary signals and
higher resolutions signals of different sampling
rates and frequencies. Furthermore, states of
the digital chaotic transmitter and the syn-
chronized receiver will be exploited for spread-
spectrum communication application in Part
C.
∗Chaos-based spread-spectrum communication system, in Part C
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II. TRANSMITTER & RECEIVER
In this section, we realize a fixed-point de-
sign which is a necessary first step for dig-
itization of the new chaotic system. Float-
ing point arithmetic may also be used espe-
cially for a processor that has the floating-
point unit (FPU), but the fixed-point design
is more economical in terms of hardware re-
source utilization. In realizing a fixed-point
design, it is important to use a sample rate
and amplitude resolution that can satisfacto-
rily and finely represent the signal of interest.
Hardware like FPGAs or other embedded plat-
forms manipulate the fixed-point arithmetic in
streams of zeros and ones. Streams of zeros
and ones derived from a chaotic transmitter
can be utilized for the purpose of digital com-
munication security since chaotic signals are
inherently broadband and noise-like yet deter-
ministic.
For the sake of referencing, let us define
w˜ := (w˜x, w˜y, w˜z) corresponding to w =
(wx, wy, wz) of the analog design case in Part
A, to be a vector of fixed-point signals describ-
ing states of the digital transmitter. Where
no confusion can arise, w˜ will also refer to the
digitized equivalence of the fixed-point signal.
Using the VSG, we can realize a cycle and bit
accurate design of the new chaotic transmitter.
For a demonstration of the design, we choose
a sampling frequency of 450MHz. The mo-
tivation for choosing this speed is partly be-
cause in a chaos-based spread-spectrum appli-
cation using FM technology to be presented
later in Part C, the system rate has to be
greater than twice the carrier frequency [1, 2]
and we shall be using carrier frequencies up to
about 200MHz. Moving forward, the quan-
tization is unbiased and rounded capturing
both positive and negative values in 16 bits
resolution. The design uses Euler integra-
tion method, which is modeled as shown in
Fig. 1. The step size equals 0.001. For the
chosen resolution, a common scaling factor
sf = 3107 will suffice for the communica-
tion system. Based on this scaling factor, the
initial condition in fixed-point for the trans-
mitter is w˜(0) = (1032,−3107, 0). Dividing
by the scaling factor sf , it can be seen that
the initial condition is approximately equiva-
lent to the analog design case in Part A with
the little difference arising due to sampling
and quantization. At the level of hardware,
the transmitter is digitized and have the ini-
tial condition: w˜x(0) = ‘1000010000001000′,
w˜y(0) = ‘0000110000100011′ and w˜z(0) =
‘1000000000000000′. In Fig. 2, is a transmit-
ter signal w˜x, sampled and quantized at 16-
bit resolution and the corresponding 16-level
binary equivalence. The most significant bit
(MSB) is b15 and it is the sign bit. A logic
high for the sign bit represents a positive (in-
cluding zero). A logic low represents a nega-
tive. This can be correlated with the sampled
and quantized version at the specific sample
time. The weight of the bits decreases down-
ward and the least significant bit (LSB) is b0.
As expected, the transition rate between low
and high logic states is faster while travers-
ing downward. This patternless sequence of
bits can be used to spread or encode another
sequence of bits which has a slower rate and
usually a shorter word-length.
Now, let σ˜ := (σ˜x, σ˜y, σ˜z) corresponding to
σ = (σx, σy, σz) of the analog design case in
Part A, be a fixed-point vector of states of the
receiver. Where no confusion can arise, σ˜ will
also refer to the digitized equivalence of the
fixed-point values. Furthermore, u˜1, u˜2 and u˜3
can be used to reference the fixed-point or dig-
ital equivalences of the control inputs. Since,
we are dealing with digital designs that can
be implemented on FPGAs or other embedded
platforms, we can assume that corresponding
transmitter and receiver coefficients are iden-
tical. However, the initial conditions can dif-
fer since the transmitter and receiver are re-
motely located, started at different times and
time lags can exist during system initializa-
tion or transmission. With the positive gains
k1 = 2sf , k2 = sf , k3 = 3sf , initial condition
σ˜(0) = (0,−4660, 1553) and a fixed-point re-
alization of the adaptive controller in Part A,
synchronization can be realized between the
digital transmitter and receiver (see Fig. 3).
The result is from a transmitter that is un-
modulated and in this situation, synchroniza-
tion is easy to realize. Moreover, since VSG is
cylce and bit accurate, the Vivado integrated
logic analyzer (ILA) can be used to view corre-
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sponding digital signals provided the following
implementation stages are passed: VHDL or
Verilog generation, synthesis, place and route,
bit-stream generation and download into an
appropriate FPGA. In the present case, we are
combining VSG and MATLAB-SIMULINK to
display the corresponding system-level digital
signals. Implementation of the chaotic trans-
mitter on a Nexys 4 Artix-7 FPGA is reported
elsewhere.
Figure 1: Euler integration method realized on VSG.
Figure 2: Top: Sampled and quantized wx chaotic signal with 16-bit resolution. Bottom: digitized wx chaotic signal
Next, we exploit the unpredictable na-
ture of the chaotic digital transmitter to se-
curely transmit discrete-time signals of dif-
ferent samplings, resolutions and frequencies.
The broadband and noise-like nature of the
chaotic signal hides the information signal so
that even though the encoded signal is inter-
cepted, the interceptor cannot detect the pres-
ence of meaningful signal within. The mod-
ulated transmitter signal is used in the con-
troller to produce digital control signals which
are subsequently used in attempting to drive
the receiver to track the transmitter. However,
in this situation, the receiver cannot track the
transmitter perfectly as the modulation con-
tains a “foreign” signal, which produces an er-
ror. The error is usually not straightforwardly
commensurable to the information signal due
to action of the adaptive controller. Hence, an
appropriate detection mechanism may have to
be applied in order to recover the original in-
formation signal. Footprints of error due to
the information signal are expected since the
digital integrators in the adaption mechanism
tries to compensate for any fluctuations.
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Figure 3: Top: discrete-time quantize-amplitude synchronization error with 16-bit resolution. Bottom: 16 bits digitized version of
the synchronization error.
II.I. NUMERICAL EXPERIMENT
1-BIT SIGNAL TRANSMISSION
Here, we are transmitting binary states of ze-
ros and ones through the digital communica-
tion system. Initial conditions and coefficients
of the transmitter and receiver are configured
as before. The binary information signal has a
rate of 1MHz, that is, 450 times slower than
the system rate. Unlike the case in Part A, the
process of detecting the information signal is
rather more involving but can be fine-tuned
to be more accurate. Fig. 4 shows the infor-
mation detection mechanism. Since the infor-
mation signal is used to modulate w˜z chaotic
transmitter signal, the difference with the cor-
responding receiver signal σ˜z can be used to
regenerate the information signal. Therefore,
input to the mechanism is the error e3, which
is delayed appropriately by the element D in
order to allow for synchronization of the free
transmitter and controlled receiver. Next, the
delayed error signal is subjected to a decision
mechanism F1. The role of F1 is given in the
snippet of code in Fig. 5. Provided the thresh-
old is properly chosen, F1 can detect points in
time where the information signal transitions
from one state to the next. F1 places a marker
(or an edge) at every point of the transition.
Essentially, F1 is an edge detector that allows
us to specify a sensitivity threshold1. The next
unit Ec is a counter that counts the number
of edges detected and the unit labeled M is
a memory/delay device use to preempt alge-
braic loop in the feedback path. Finally, there
is the unit labeled F2 which performs a mod-
ulo 2 division on the number of edges as they
come and assigns a zero or one according to
the code snippet in Fig. 6. Care is taken to
use only hardware-friendly codes and model
blocks. Setting the variable a threshold = 0.5
in the F1 function snippet, the result of the ex-
periment is shown in Fig. 7. It can be seen that
the transmitter-receiver network, the adaptive
controller and the detection mechanism are
able to provide a successful communication in
this particular case of transmitting binary in-
formation signal.
HIGHER RESOLUTION SIGNAL
TRANSMISSION
In the previous numerical experiment, the
transmitted signal was binary having only two
distinct states of zeros and ones. Here, we
deem it fit to experiment with modulating
signals having different resolutions, samplings
1Strictly speaking, the edge is not really a vertical line, but a rectangle of width 1 sample time.
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Figure 4: Detection mechanism at the receiver for a binary information signal
Figure 5: The decision function for realizing edge detection.
Figure 6: Assignment of binary states based on number of detected edges.
Figure 7: Transmission and recovery of a binary signal through the digital chaotic transmitter-receiver network in the absence of
channel noise.
and frequencies. We note the effects of these
quantities on the recovered information sig-
nal. We assume that the modulating signal
is a sine wave with amplitude of 0.5 and zero
phased. The transmitter and receiver param-
eters are set as before. Referring to Fig. 8,
first, we consider the modulating signal to be
of 16-bit resolution and 50kHz and sampled
at 4.5MHz. For comparison of sampling ef-
fect, the experiment is repeated with the sig-
nal having the same properties but sampled
at the system rate of 450MHz. It can be seen
that a faster sampling of the modulating sig-
nal reduces the reception error. Furthermore,
assuming the modulating signal has the prop-
erties, 8-bit resolution and 50kHz and sam-
pled at 450MHz, the effect of signal resolu-
tion, compared with previous case of 16-bit
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resolution, can be seen in the figure. Also, as-
suming the information signal has the proper-
ties, 16-bit resolution and 25kHz and sampled
at 450MHz, the effect of signal’s frequency,
in comparison to the previous case of 50kHz,
can be appreciated in the figure. It is observed
that with a finer resolution (or sampling), the
reception error becomes lesser and the need
for filtering might not arise. It is also observed
that with an increase in frequency of the mod-
ulating signal, the amplitude of the recovered
signal approaches the amplitude of the original
information signal. Above a certain thresh-
old of frequency, the amplitude of the recov-
ered signal equals the amplitude of the orig-
inal information signal such that no amplifi-
cation is necessary. However, it is noted that
frequency of the modulating signal should not
exceed the sampling frequency. Although, the
sampling frequency can be increased, the in-
crease is subject to hardware limitations. For
instance, in theory, we can increase the sample
rate of the system very much above 450MHz
but FPGAs and other embedded platforms as
of today, have maximums in the neighborhood
of 500MHz.
(a) Input rate: 4.5MHz. Signal property: 16-bit
resolution, 50kHz.
(b) Input rate: 450MHz. Signal property: 16-bit
resolution, 50kHz.
(c) Input rate: 450MHz. Signal property: 8-bit
resolution, 50kHz.
(d) Input rate: 450MHz. Signal property: 16-bit
resolution, 25kHz.
Figure 8: Transmission and reception of information with different sampling rates, signal resolutions and frequencies.
III. PERFORMANCE ANALYSIS
In the previous sections, the numerical exper-
iments were conducted in an ideal environ-
ment. That is, the communication channels
were devoid of noise or disturbances. Now,
we shall introduce the white Gaussian noise of
significant power level into the communication
channel in order to test the robustness of the
adaptive controller and detection mechanisms
or filters.
III.I. BIT ERROR RATE
Bit error rate (BER) is the ratio of bit error to
the total number of bits received in a transmis-
sion. We are repeating the experiment in Sec-
tion II.I. but this time, we are adding a chan-
nel noise. The signal to noise ratio (SNR) in
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energy per bit to noise power spectral density
(Eb/N0), is varied from 0 to 35 dB. Within
the range of SNR, four different noise power
levels viz. 10 dBm, 20 dBm, 30 dBm and
40 dBm are considered. The transmitter, con-
troller and receiver are set as in Section II.I..
A Monte Carlo simulation is performed with
the SNR updated in every run. The BER is
collected at the end of every run and graphed
against the corresponding SNR as shown in
Fig. 9. For the noise power of 10 dBm, the
BER is zero within the specified SNR range.
For higher noise power levels, it can be seen
that the SNR at which the BER goes to zero
increases with increasing noise power. Fig. 10
shows a transmitted signal with an SNR of
20 dB of which the noise power is 30 dBm. It
can be seen that the adaptive controller and
the detection mechanism is able to faithfully
recover the information.
Figure 9: BER vs SNR in Eb/N0 mode.
Figure 10: Communication in the presence of a channel noise of 20 dB in Eb/N0 mode.
IV. CONCLUSION
Adaptive control is a control method that
has an adaptation mechanism that reacts to
model uncertainties. While this feature might
be desirable for stability of systems like air-
craft and spacecraft, it unfortunately presents
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a serious challenge for communication pur-
poses. This is because the introduction of
the information signal itself introduces devia-
tions from the equilibrium and the adaptation
mechanism by its nature reacts against the in-
formation signal in an attempt to return to the
equilibrium. This has the tendency of distort-
ing the control signal at the receiver thereby
resulting in a recovered signal that might be
different to the original information. How-
ever, despite this challenge, we show that it
is possible to recover the information signal
at the receiver. In some cases, this is made
possible by additional techniques such as fil-
tering, exponential smoothing and design of
special detection mechanism. In this report,
cycle and bit accurate communication systems
based on a new chaotic system are realized.
The modulating signals are binary-valued bit-
stream and higher resolution signals of various
sampling rates and frequencies. Applying a
filtering or a specialized detection mechanism
is dependent on the nature of the modulat-
ing signal. Furthermore, the designs are sub-
jected to the real situation whereby channel
noise is present. Despite transmission via an
awgn channel, most of the designs proved to
be robust provided the SNR is above a certain
threshold or the noise power is below a certain
threshold.
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